Email

6.3 AM6x Flash Subsystem (FSS): HyperBus™ Memory Controller (HBMC), HyperBus, HyperRAM™, and HyperFlash™

Details

Date: March 14, 2019
This is the third of three training modules that provide an introduction to the Sitara AM6x processor Flash Subsystem (FSS), which is used to interface to Octal SPI (OSPI) and HyperBus devices. This HyperBus overview takes a look at the HyperBus Memory Controller (HBMC), HyperRAM, and HyperFlash
arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki