Email

Design considerations and best practices for dual-channel isolated gate drivers

Description

August 26, 2020

In this training you will find answers to common isolated gate driver design questions such as:

  • Typical half-bridge high voltage driver schematic
  • Input filtering
  • Dead-time pin 
  • VDDx power-up delay
  • Minimizing gate oscillations
  • Bootstrap resistor and capacitor

Additional information

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki