Email

9.1 Gate Driver Design Deep Dive

Watch the next video in the series:

Details

Date: April 14, 2017

Gate driver design deep dive outline:

-Parasitics in gate driver-Gate driver soft/hard switching difference-Strong gate driver and MOSFET nonlinear COSS-Common mode transient immunity(CMTI), dV/dt and di/dt through parasitics L, and C?-How to separate power ground noise by PCB layout?-Power supply for isolated gate driver in UPS, server and Telecom system-TIDA and Experimental waveforms

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki