2.2 Engineer It: How to design with excellent PLL & VCO noise performance
説明
2016年 4月 12日
Simon shows how to optimize your system design with easy design tips to gain excellent PLL & VCO noise performance
追加情報
For additional information on PLL Synthesizers visit https://www.ti.com/PLL
For additional RF PLL Engineering tips visit https://training.ti.com/engineerit
For more information on understanding datasheet phase noise specifications vist http://e2e.ti.com/blogs_/b/analogwire/archive/2016/03/02/understanding-datasheet-phase-noise-specifications-of-a-phase-locked-loop
