Experimental power electronics curriculum and reference

メール

4.4 Layout and gate resistance

説明

2021年 3月 26日
In this lecture, we will learn:
  • There are several resistances and an inductance in the gate-drive loop.
  • Resistance helps achieve a damped response but slows the transition.
  • Parasitic inductance is a layout issue and sets the maximum damped torn-on/off-speed.

追加情報

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki