ヒント:複数の語句はコンマで区切ってください

入力例:01/17/2022

入力例:01/17/2022

ヒント:複数の語句はコンマで区切ってください

入力例:01/17/2022

入力例:01/17/2022

並べ替え:

106 結果

RF Sampling: Managing Data Rates

日付:
2015年 6月 29日

所要時間::
03:40
RF Sampling requires fast sampling rates, but the input data rates usually cannot keep pace.  The techniques to mitigate those limitations are addressed.

Synchronizing Multiple JESD204B ADCs

日付:
2015年 6月 11日

所要時間::
03:04
This video illustrates synchronizing two ADC12J4000 ADCs employing JESD204B interface

How to Optimize Synthetic Aperture Radar (SAR) Design with TI's 66AK2L06 SoC

日付:
2015年 6月 8日

所要時間::
04:39
Optimize Synthetic Aperture Radar, or SAR, with TI’s integrated 66AK2L06 system-on-a-chip. The FPGA alternative is a KeyStone-based device with a JESD204B inte

How to sample and decimate RF frequencies with ADC12J4000

日付:
2014年 11月 4日

所要時間::
05:33
Engineers Ken Chan and Ebenezer Dwobeng demonstrate the capabilities of TI's giga-sampling ADC. They use the ADC12J4000 to sample an input signal of 2.14GHz at

Channel Link II & III SerDes for Imaging & Displays

日付:
2014年 11月 2日

所要時間::
05:32
TI's new Channel Link Ser/Des families combine high-speed video, clock, and bi-directional control signals over a single twisted wire pair.

DS90UR905/906 FPD-Link II Automotive Display SerDes

日付:
2014年 11月 2日

所要時間::
29:36
Introduction to TI's DS90UR905/906 FPD-Link II automotive-qualified display interface SerDes for 24-bit color depth, higher resolution displays.
106 結果
arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki