今日はTIの最新クロック・ジェネレータLMK03328の性能および機能に関するデモをお見せします。

Clocking JESD204B or JESD204C systems.

This video details TI’s Bulk Acoustic Wave (BAW) clocking technology, optimized to improve network performance, reduce BOM and increase immunity to interference

This video details TI’s Bulk Acoustic Wave (BAW) clocking technology, optimized to improve network performance, reduce BOM and increase immunity to interference

This video provides an overview of TI's BAW-based network synchronizer clock device and its benefits in clocking 400G serial link applications.

Learn about the high channel count clocking solution.

Learn about the JESD204B compliant high speed multichannel synchronized clocking architecture

Learn about the high speed multi-channel clocking requirements and challenges.

Hitless Switching: Watch how our innovative phase cancellation eliminates phase hits in clock applications.

This video will explore a reference design that shows how to synchronize multiple high-speed JESD204B data converters.

This video demonstrates DEV_CLK skew between two clock outputs of the clocking reference design and the analog channel to channel skew between 2 ADC12DJ3200EVMs

This video demonstrates the software setup of the Multi-Channel JESD204B 15 GHz Clocking Reference Design for DSO, Radar and 5G Wireless Testers

LMK03328 frequency margining example for generating multiple frequency plan configurations (nominal, margin high, and margin low) and programming these to the E

EVM setup and programming using TICS Pro GUI with WEBENCH clock design report to configure and program the device.  The video also covers frequency planning tec

The system design for an arbitrary waveform generator (AWG) and its functional blocks, including a discussion of the AWG amplifier path and design methodology.

Get to know the industry’s largest portfolio of rad hard products and design resources for space flight.