High Speed Signal Chain University

メール

3.2 Synchronizing Multiple JESD204B ADCs

説明

2015年 6月 11日

This video illustrates synchronizing two ADC12J4000 ADCs employing JESD204B interface with two separate FPGA capture solutions.

追加情報

Check out JESD204B launch page here.

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki