Email

1.4 KeyStone C66x DSP CorePac Overview

Watch the next video in the series:

Details

Date: January 1, 2012

This module discusses how high performance can be achieved within each C66x DSP core. Topics include C66x DSP CorePac architecture, Single Instruction Multiple Data (SIMD), memory access, and software pipelining.

Click here to view the module (31 minutes)

Related courses and events

What is Arago? Learning more about TI support of the Yocto Project
Date:
March 19, 2013
TI-RTOS Workshop Series 1 of 10 - Welcome
Date:
December 15, 2015
Debugging Common Application Issues with TI-RTOS
Date:
May 25, 2016
TI-RTOS Update
Date:
March 18, 2015
KeyStone I C667x DSP SoC Architecture Overview
Date:
March 1, 2012

This course is also a part of the following series

66AK2Gx Processor Training Series
Date: April 29, 2016

© Copyright 1995-2018 Texas Instruments Incorporated. All rights reserved.

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki