Email

1.4 KeyStone C66x DSP CorePac Overview

Watch the next video in the series:

Details

Date: January 1, 2012

This module discusses how high performance can be achieved within each C66x DSP core. Topics include C66x DSP CorePac architecture, Single Instruction Multiple Data (SIMD), memory access, and software pipelining.

Click here to view the module (31 minutes)

Related courses and events

KeyStone Multicore Navigator
Date:
November 1, 2010
KeyStone Multicore Navigator: Queue Manager Subsystem (QMSS)
Date:
November 1, 2010
KeyStone Multicore Navigator: Packet DMA
Date:
November 1, 2010
Introduction to Digital Front End (DFE) for 66AK2L06/TCI6630K2L Processors
Date:
December 2, 2015
KeyStone Inter-Processor Communication (IPC)
Date:
December 1, 2012

This course is also a part of the following series

66AK2Gx Processor Training Series
Date: April 29, 2016

© Copyright 1995-2018 Texas Instruments Incorporated. All rights reserved.

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki