1.4 KeyStone I training: C66x CorePac overview - achieving high performance">Previous 2.1 KeyStone I training: memory and cache">Next
1KeyStone Architecture (5)
An introduction to the functional architecture of the C66x DSP + ARM embedded processors, the DSP and ARM cores, and the Instruction Set Architecture (ISA)
2KeyStone Memory and Transport (5)
This section provides information about the memory and transport architectures of the C66x DSP + ARM embedded processors.
3KeyStone External Interfaces (5)
This section provides training on the external interfaces of the C66x DSP + ARM embedded processors.
4KeyStone Wireless Accelerators and Co-Processors (4)
This section provides an overview of the wireless accelerators and co-processors on C66x DSP + ARM embedded processors.
5KeyStone Software and Tools (4)
This section introduces various software and tools on C66x DSP + ARM embedded processors.
6KeyStone Demonstrations (4)
This section includes demonstrations for software and hardware processes performed on KeyStone devices.
7Processor SDK for TI Embedded Processors (12)
This section provides an overview of the Processor SDK for Linux and RTOS for use on TI embedded processors.