Synchronization of High Speed Multichannel JESD204B Compliant Clocks Part 2
설명
2018년 7월 25일
Let's take a deeper dive into the high speed multi-channel JESD204B compliant clocking solution. You will learn about the architecture and performance results with the 12-Bit, Dual 3.2-GSPS or Single 6.4-GSPS, RF-Sampling Analog-to-Digital Converter (ADC).
추가 정보
This course is also a part of the following series
Date: 7월 23일, 2018년
Date: 4월 22일, 2016년
