Email

1.3 LDO Architecture Review

Details

Date: April 27, 2017

This presentation will review the various blocks of an LDO, and propose a small-signal model that relates to the blocks.  The various pass devices such as NMOS, PMOS and  BJT will be discussed.  It will also discuss  how the performance parameters dropout, noise, PSRR, and startup are determined by the architecture of the LDO.

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki