Email

Leveraging DSP: Basic Optimization for C6000 Digital Signal Processors

Details

Date: March 14, 2016

This module discusses how to leverage DSP capabilities by optimizing code on C6000 digital signal processors. It provides an introduction to both the hardware and software pipeline. The emphasis of the discussion is on the software pipeline, estimating performance, how to optimize code using Code Composer Studio (CCS), and potential issues to avoid when creating a software pipeline.

Launch the Module

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki