KeyStone™ memory and transport | TI.com Training Series

Login/Register

Hint: separate multiple terms with commas

Date
E.g., 06/12/2021

Date
E.g., 06/12/2021

Global

TI training & videos >

This section provides information about the memory and transport architectures of the C66x DSP + ARM® embedded processors.

Additional information

Learn more about the KeyStone™ family of DSP and DSP + ARM processors

4KeyStone™ wireless accelerators and co-processors (4)

This section provides an overview of the wireless accelerators and co-processors on C66x DSP + ARM® embedded processors.

01:17:03

4.1 KeyStone I training: antenna Interface V2 (AIF2)

25:22

4.2 KeyStone I training: fast fourier transform coprocessor (FFTC)

45:16

4.3 KeyStone I training: turbo decoder co-processor (TCP3D)

4.4 KeyStone Turbo Encoder Co-Processor (TCP3E)

5KeyStone™ software and tools (4)

This section introduces various software and tools on C66x DSP + ARM® embedded processors.

17:42

5.1 KeyStone I training: multicore software development kit (MCSDK) overview

20:54

5.2 KeyStone I training: bootloader overview

24:26

5.3 KeyStone I training: power management

42:10

5.4 KeyStone I training: debug overview

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and embedded processors, along with software, tools and the industry‘s largest sales/support staff.

© Copyright 1995-2018 Texas Instruments Incorporated. All rights reserved.