Hercules™ safety MCU architecture overview

This section provides an introduction to the system architecture of the Hercules safety microprocessor.
This section provides an introduction to the system architecture of the Hercules™ safety microprocessor, including the ARM® Cortex®-R4 and R5 processors, system control co-processor (CP15), and memory protection unit (MPU).

Additional information

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki