Email

Powering FPGA, ASIC, and DDR Rails

Lean how to power your FPGA, ASIC, and DDR rail design.

1. FPGA Power made Simple

This training series will teach you the following:

  • How to use WEBENCH Power Architect
  • What are the FPGA Power Requirements? Learn ways to power FPGAs using Simple Switcher(R) Power Modules 
# Title Duration
1.1 WEBENCH® Power/FPGA/Microprocessor Architect
This video provides and introduction to WEBENCH Power Architect.
08:23
1.2 FPGA Power Made Simple
A discussion of key design considerations for designing a power supply for an FPGA, with a focus on power module solutions. Topics include system architecture,...
53:10
Login required

2. ASIC, FPGA, and DDR rail power design through PMBus power supplies

In this training series, you will learn how the PMBus communication interface powers ASIC, FPGA, and DDR Rail power designs. Browse through the following sessions:

  • Part 1: ASIC
  • Part 2: Adaptive Voltage Scaling (AVS)
  • Part 3: PMBus in Manufacturing
  • Part 4: Telemetry
# Title Duration
2.1 ASIC, FPGA, and DDR rail power design through PMBus power supplies- Part 1: ASIC
Learn about ASIC.
11:28
2.2 ASIC, FPGA, and DDR rail power design through PMBus power supplies- Part 2: Adaptive Voltage Scaling
Learn about Adaptive Voltage Scaling.
12:24
2.3 ASIC, FPGA, and DDR rail power design through PMBus power supplies- Part 3: PMBus in Manufacturing
Learn about PMBus in Manufacturing.
07:04
2.4 ASIC, FPGA, and DDR rail power design through PMBus power supplies- Part 4: Telemetry
Learn about Telemetry.
08:52
Login required

3. What is DDR Memory Power?

Learn why it is important to have active DDR VTT terminators. TI offers a large portfolio of DDR2/3/4 2-in-1 VDDQ and VTT power solutions, as well as stand-alone, active DDR VTT terminators, both switchers and LDOs.

 

For more DDR memory power information, visit www.ti.com/ddr

# Title Duration
3.1 Power Tip 41: Powering Doube Data Rate (DDR) Memory
Powering Double Data Rate (DDR) Memory
06:55
Login required