Email

PRU-ICSS: Interfacing a processor with multiple ADCs

Details

Date: April 27, 2018
TI's Sitara™ processors feature a unique subsystem, called the Programmable-Real-Time Unit Industrial Communications Subsystem (PRU-ICSS), which enables the integration of real-time industrial communications protocols and eliminates the need for an external ASIC or FPGA. This video demonstrates how the PRU-ICSS subsystem can provide flexible interface between the processor and multiple Analog-to-Digital Converters (ADCs) to enhance data acquisition performance. Tune is as we review the benefits of the PRU-ICSS and use a single PRU-ICSS to capture data from six 8-channel ADCs, sampling at 256ksps each.