Hint: separate multiple terms with commas

E.g., 02/19/2020

E.g., 02/19/2020

Hint: separate multiple terms with commas

E.g., 02/19/2020

E.g., 02/19/2020

Sort by:

10 Results

Powering FPGA, ASIC, and DDR Rails

Lean how to power your FPGA, ASIC, and DDR rail design.

Power Tip 41: Powering Doube Data Rate (DDR) Memory

Date:
June 15, 2016

Duration:
06:55
Powering Double Data Rate (DDR) Memory

Total Ionizing Dose (TID) Basics

Date:
June 24, 2016

Duration:
19:08
Learn about the impact of radiation on electronics in Space Applications. Cover the basics on Total Ionizing Dose. 

Radiation Hardness Assurance (RHA) Process for TI Space Products

Date:
June 24, 2016

Duration:
07:23
Learn about TI’s process for radiation hardness assurance for Space Products.
Understanding Total Ionizing Dose on BJTs

Total Ionizing Dose Effects on Bipolar Junction Transfers (BJTs)

Date:
June 24, 2016

Duration:
16:13
Learn about Total Ionizing Dose (TID) effects on BiPolar Junction Transfers (BJTs)
George Lakkas talks about Active DDR Termination

Active vs. Passive DDR Termination

Date:
September 29, 2016

Duration:
05:53
This video walks you through what a DDR termination regulator is, why you would use it, and offers a high-level overview of the TI DDR terminator portfolio.

Understanding space rated point of load regulators

Date:
December 11, 2018

Duration:
21:06
Learn about the differences between commercial power and space power, and discover current point of load solutions for space applications.

ASIC, FPGA, and DDR rail power design through PMBus power supplies

In this training series, you will learn how the PMBus communication interface powers ASIC, FPGA, and DDR Rail power designs. Browse through the following sessions:

  • Part 1: ASIC
  • Part 2: Adaptive Voltage Scaling (AVS)
  • Part 3: PMBus in Manufacturing
  • Part 4: Telemetry

What is DDR Memory Power?

Learn why it is important to have active DDR VTT terminators. TI offers a large portfolio of DDR2/3/4 2-in-1 VDDQ and VTT power solutions, as well as stand-alone, active DDR VTT terminators, both switchers and LDOs.

For more DDR memory power information, visit www.ti.com/ddr

Reduce design risk for Low Earth Orbit satellites and other New Space applications

When: October 8, 2019 2:00 pm
What is NewSpace? What does it mean for satellite design? Explore products that meet quality & reliability requirements for short space flights and LEO designs.
10 Results
arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki