Hint: separate multiple terms with commas

E.g., 01/21/2019

E.g., 01/21/2019

Hint: separate multiple terms with commas

E.g., 01/21/2019

E.g., 01/21/2019

Sort by:

143 Results

KeyStone Turbo Decoder Co-Processor (TCP3D)

Date:
November 1, 2010
This module provides an overview of TCP3D including key features, modes, drivers, and configuration. Examples are provided.

KeyStone C66x DSP CorePac Overview

Date:
January 1, 2012
This module discusses how high performance can be achieved within each C66x DSP core. Topics include C66x DSP CorePac architecture, Single Instruction Multiple

Getting Started With the Audio Benchmark Starterkit

Date:
June 28, 2017

Duration:
10:25
The Audio Benchmark Starterkit is intended to provide an easy and quick way to benchmark key audio functions on C66x and C674x DSP devices.

Embedded Processor Voice-Recognition Systems Training Series

This training series provides an introduction to voice recognition and some of the basic concepts of audio systems that use voice as a user interface.  It provides a guide to required components and how they match to embedded processors and other devices available from Texas Instruments. And it takes a look at the software, tools, designs, and demonstrations available from TI for building your own voice recognition and processing application.

Voice Processing Tools and Software for K2G and C5517 Designs

Date:
May 3, 2017

Duration:
17:24
This training addresses some of the basic concepts associated with the voice recognition processing technique known as beamforming.

Processor SDK Training Series

TI provides key runtime software components and documentation to further ease development. TI’s online training provides an introduction to the Processor SDK and how to use this software to start building applications on TI embedded processors.

Getting Started with the C5535 eZdsp Development Kit

Date:
April 7, 2016

Duration:
04:23
This video provides an overview of the out-of-box-experience (OOBE) for the C5535 eZdsp

Introduction to K2G Processors

Date:
April 29, 2016
This training provides an overview of  the K2G device architecture

KeyStone Turbo Encoder Co-Processor (TCP3E)

Date:
November 1, 2010
This module provides an overview of TCP3E including usage, initialization, and configuration. Examples are provided.

Multicore Software Development Kit (MCSDK) for KeyStone Devices

Date:
October 1, 2011
This module provides an overview of the multicore SoC software for KeyStone I C66x DSP devices. This module introduces the optimized software components that e

KeyStone Bootloader Overview

Date:
November 1, 2010
This module provides an introduction to the C66x bootloader including configuration, device startup, and run-time modes.

KeyStone Power Management

Date:
June 1, 2016
This module provides an overview of the C66x power domain topology, power-saving features, power and clocking domains, power states, and Smart Reflex.

Leveraging DSP: Basic Optimization for C6000 Digital Signal Processors

Date:
March 14, 2016
This module discusses how to leverage DSP capabilities by optimizing code on C6000 digital signal processors. It provides an introduction to both the hardware a

C55x Digital Signal Processors Software Overview

Date:
November 21, 2017
This module provides an overview of the software available to developers building applications on TMS320C55x Digital Signal Processors.

C55x Digital Signal Processors Training Series

TI’s TMS320C55x Fixed-Point Digital Signal Processors (DSP) enable high performance and low power through increased parallelism and total focus on power savings. Industry-leading active power enables computationally-intensive applications, such as voice triggering and encoding, to run on battery for extended period of time. Development tools include the award-winning eXpressDSP, Code Composer Studio (CCS), Integrated Development Environment (IDE), DSP/BIOS, optimized DSP and math libraries, and the industry’s largest third-party network.

KeyStone Instruction Set Architecture (ISA)

Date:
October 1, 2011
This module describes the differences between the TMS320C674x instruction set architecture and the TMS320C66x instruction set included in the KeyStone CorePac.

KeyStone Memory and Cache

Date:
November 1, 2010
This module provides a detailed look at the KeyStone memory subsystem including the Multicore Shared Memory Controller (MSMC), local and shared memory/cache co

KeyStone Multicore Navigator

Date:
November 1, 2010
This module provides an introduction to the architecture and functional components of the Multicore Navigator, which includes the Queue Manager Subsystem (QMSS

KeyStone Multicore Navigator: Queue Manager Subsystem (QMSS)

Date:
November 1, 2010
This module provides a detailed look at the functional elements of the QMSS and provides information on programming QMSS through the use of registers and low l

KeyStone Multicore Navigator: Packet DMA

Date:
November 1, 2010
This module provides a detailed look at the infrastructure and functional aspects of the PKTDMA and provides information on programming PKTDMA through the use
143 Results
arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki