Filters in use:
Filters in use:
Filters in use:
Filters in use:
Filters in use:
Sort by:
66AK2Gx Processor Training Series
Similar to existing KeyStone-based SoC devices, the 66AK2Gx enables both the DSP and ARM cores to master all memory and peripherals in the system. This architecture facilitates maximum software flexibility where either DSP- or ARM-centric system designs can be achieved.
This curriculum provides an in-depth look at the K2G Processors, Processor SDK-Linux and TI-RTOS, and the Programmable Realtime Unit (PRU).
66AK2Gx Processors
The 66AK2Gx DSP + ARM processors are designed for automotive and consumer audio, industrial motor control, smart-grid protection and other high-reliability, real-time, compute-intensive applications. This training provides an overview of the device architecture and the processor cores. It also includes training related to voice and audio processing, as well as additional how-to video topics relevant to the EVMK2G evaluation module.
Application Development Using Processor SDK RTOS
Audio System Hardware with Voice as User Interface
Duration:
Building and Running Inter-Processor Communication (IPC) Examples on the AM572x GP EVM
Duration:
C Compiler Tips & Tricks
Duration:
C55x Digital Signal Processors Software Overview
C55x Digital Signal Processors Training Series
TI’s TMS320C55x Fixed-Point Digital Signal Processors (DSP) enable high performance and low power through increased parallelism and total focus on power savings. Industry-leading active power enables computationally-intensive applications, such as voice triggering and encoding, to run on battery for extended period of time. Development tools include the award-winning eXpressDSP, Code Composer Studio (CCS), Integrated Development Environment (IDE), DSP/BIOS, optimized DSP and math libraries, and the industry’s largest third-party network.
C6000 Architecture (2 of 15)
Duration:
C6000 Cache - Lab (11 of 15)
Duration:
C6000 Cache - Overview (7 of 15)
Duration:
C6000 Cache - Part 1 (8 of 15)
Duration:
C6000 Cache - Part 2 (9 of 15)
Duration:
C6000 Cache - Part 3 (10 of 15)
Duration:
C6000 Embedded Design Workshop
This is a 15 part series covering C6000 embedded design.
C6000 Optimizations - Lab (6 of 15)
Duration:
C6000 Optimizations - Overview (3 of 15)
Duration:
C6000 Optimizations - Part 1 (4 of 15)
Duration:
C6000 Optimizations - Part 2 (5 of 15)
Duration:
Debugging Common Application Issues with TI-RTOS
Duration: