Hint: separate multiple terms with commas
Hint: separate multiple terms with commas

Sort by:

138 Results

KeyStone I training: multicore navigator overview

Date:
November 9, 2010

Duration:
36:36
Multicore Navigator Overview provides an introduction to the architecture and functional components of the Multicore Navigator, which includes the Queue Manager Subsystem (QMSS) and Packet DMA (PKTDMA).

KeyStone I training: multicore software development kit (MCSDK) overview

Date:
November 9, 2010

Duration:
17:42
This session provides an introduction to and overview of the MCSDK.

KeyStone I training: NETCP - packet accelerator (PA)

Date:
November 9, 2010

Duration:
26:36
NETCP Packet Accelerator (PA) takes a look at the motivation behind the PA, the hardware, firmware and low level drivers, as well as a programming use case.

KeyStone I training: NETCP - security accelerator (SA)

Date:
November 9, 2010

Duration:
15:45
NETCP Security Accelerator (SA)takes a look at the motivation behind the SA, the firmware and low level drivers, as well as a usage case for IPSec encryption and decryption.

KeyStone I training: network coprocessor (NETCP) overview

Date:
November 9, 2010

Duration:
04:20
Network Coprocessor (NETCP) Overview provides an introduction to the NETCP, which includes the Packet Accelerator (PA), Security Accelerator (SA), and Ethernet Subsystems.

KeyStone I training: power management

Date:
November 9, 2010

Duration:
24:26
Power Management provides an overview of the C66x power domain topology, power-saving features, power and clocking domains, powers states, and Smart Reflex.

KeyStone I training: turbo decoder co-processor (TCP3D)

Date:
November 9, 2010

Duration:
45:16
Turbo Decoder Co-Processor (TCP3D) provides an overview of TCP3D including key features, modes, drivers, and configuration. Examples are provided.

KeyStone Memory and Cache

Date:
November 1, 2010
This module provides a detailed look at the KeyStone memory subsystem including the Multicore Shared Memory Controller (MSMC), local and shared memory/cache control, extended memory, and memory protection.

KeyStone Multicore Navigator

Date:
November 1, 2010
This module provides an introduction to the architecture and functional components of the Multicore Navigator, which includes the Queue Manager Subsystem (QMSS) and Packet DMA (PKTDMA).

KeyStone Multicore Navigator: Queue Manager Subsystem (QMSS)

Date:
November 1, 2010
This module provides a detailed look at the functional elements of the QMSS and provides information on programming QMSS through the use of registers and low level drivers.

KeyStone Multicore Navigator: Packet DMA

Date:
November 1, 2010
This module provides a detailed look at the infrastructure and functional aspects of the PKTDMA and provides information on programming PKTDMA through the use of registers and low level drivers.

KeyStone External Interfaces (EMIF-A, UART, I2C, SPI, TSIP)

Date:
November 1, 2010
This module provides an overview of selected external interfaces on KeyStone devices including UART, I2C, SPI, TSIP, and EMIF-A.

KeyStone Serial Rapid IO (SRIO)

Date:
November 1, 2010
This module takes a look at the new features and enhancements of the SRIO on KeyStone devices.

KeyStone FFT Co-Processor (FFTC)

Date:
November 1, 2010
This module presents the architecture and features of the FFT co-processor.

KeyStone Turbo Decoder Co-Processor (TCP3D)

Date:
November 1, 2010
This module provides an overview of TCP3D including key features, modes, drivers, and configuration. Examples are provided.

KeyStone Turbo Encoder Co-Processor (TCP3E)

Date:
November 1, 2010
This module provides an overview of TCP3E including usage, initialization, and configuration. Examples are provided.

KeyStone Bootloader Overview

Date:
November 1, 2010
This module provides an introduction to the C66x bootloader including configuration, device startup, and run-time modes.

KeyStone I training: C66x CorePac overview - achieving high performance

Date:
October 9, 2010

Duration:
31:03
CorePac: Achieving High Performance discusses how high performance can be achieved within each DSP core. Topics include CorePac architecture, Single Instruction Multiple Data (SIMD), memory access, and software pipelining.
138 Results