Hint: separate multiple terms with commas

E.g., 10/21/2019

E.g., 10/21/2019

Hint: separate multiple terms with commas

E.g., 10/21/2019

E.g., 10/21/2019

Sort by:

257 Results

What's new with protection relays & Sitara™ processors

Date:
October 30, 2018

Duration:
01:29
Brush up on your knowledge of protection relays and their key design challenges while discovering how Sitara processors help to solve those challenges.

AM6x Flash Subsystem (FSS) Overview

Date:
November 12, 2018

Duration:
12:03
This training provides an overview of the Sitara AM6x processor Flash Subsystem (FSS), which is used to interface to Octal SPI (OSPI) and HyperBus devices.

Overview of TI Deep Learning on TDA2 and TDA3 ADAS Platforms

Date:
December 7, 2018

Duration:
24:56
Introduction to TI Deep learning (TIDL) software offering on TI TDA ADAS SoCs that helps algorithm developers to deploy their DNN on TI devices.

How to Use the PRU to Control a Peripheral: PRU_ADC_onChip on Sitara 335x using Beaglebone Black

Date:
December 21, 2018

Duration:
10:45
This video shows how to use the PRU core to control a peripheral on a TI processor with a PRU-ICSS/ICSSG. In this case, to control ADC on Sitara AM335x.

The McASP Primer: Fundamentals

Date:
January 24, 2019

Duration:
13:13
This training provides an overview of the fundamentals of the Multi-channel Audio Serial Port (McASP).

The McASP Primer: Practical Examples - Receiver

Date:
January 25, 2019

Duration:
09:11
This training provides practical examples of using the Multi-channel Audio Serial Port (McASP) in receiver mode.

The McASP Primer: Practical Examples - Transmitter & SYNC

Date:
January 25, 2019

Duration:
12:51
This training provides practical examples of using the Multi-channel Audio Serial Port (McASP) in transmitter and SYNC mode.

Programmable Real-time Unit for Gigabit Industrial Communication Subsystem (PRU-ICSSG): Overview

Date:
January 25, 2019

Duration:
06:49
This training provides an introduction to the PRU-ICSSG, including hardware basics, feature comparisons to PRU-ICSS, and new applications that are supported.

AM6x Flash Subsystem (FSS) Overview: Octal Serial Peripheral Interface (OSPI™)

Date:
March 14, 2019

Duration:
15:42
This is the 2nd of 3 training modules providing an introduction to the Sitara AM6x Flash Subsystem (FSS), which interfaces to OSPI and Hyperbus devices.

AM6x Flash Subsystem (FSS): HyperBus™ Memory Controller (HBMC), HyperBus, HyperRAM™, and HyperFlash™

Date:
March 14, 2019

Duration:
13:22
This is the 3rd of 3 training modules providing an introduction to the Sitara AM6x Flash Subsystem (FSS), which interfaces to OSPI and Hyperbus devices.
Demonstrating the Single-chip Motor-control Application on the AM437x Industrial Development Kit (IDK)

Demonstrating the Single-chip Motor-control Application on the AM437x Industrial Development Kit (IDK)

Date:
March 23, 2019

Duration:
07:26
This video demonstrates the Single-chip Motor-control Application on the AM437x Industrial Development Kit (IDK).
Sitara as a Smart Servo Drive: System Partitioning and Block Diagrams

Sitara as a Smart Servo: System Partitioning and Block Diagrams

Date:
March 28, 2019

Duration:
08:51
In this video we will cover common system partitioning as well as suggested block diagrams for Smart Servo Drives.
Sitara as a Smart Servo: Trends

Sitara as a Smart Servo: Trends in the Servo Market

Date:
March 29, 2019

Duration:
02:51
In this video we will cover emerging trends in the market for Smart Servo Drives.
Sitara as a Smart Servo: Industrial Communication

Sitara as a Smart Servo: Industrial Communications

Date:
March 29, 2019

Duration:
03:14
This video will cover Industrial Communication for Smart Servo Drives.

Building an Industrial ARM: Processing for Control Loops

Date:
April 25, 2019

Duration:
13:48
This training looks at differentiation in the Sitara AM654x processor architecture and how it is used to support closed loop processing in factory automation.

Building an Industrial ARM: Managing Delay

Date:
April 10, 2019

Duration:
20:37
This training looks at differentiation in the Sitara AM654x processor architecture and how it is used to to manage closed loop delay in factory automation.
How to solve design challenges on interfacing Ethernet PHY with application processor or microcontrollers

How to solve design challenges on interfacing Ethernet PHY with application processor or microcontrollers

Date:
April 30, 2019

Duration:
22:01
This video shows how to solve design challenges on interfacing Ethernet PHY with application processor or microcontrollers.
Webinar: Solve smart meter design needs

Solve smart meter design needs in metrology, backup power, wireless communications & battery monitoring

Date:
May 10, 2019

Duration:
43:20
Introduction to new reference designs for smart meters

Introduction to grid protection equipment and data acquisition

Date:
June 3, 2019

Duration:
08:28
This video covers a variety of grid protection equipment and their requirements, including signal processing for data acquisition.

Decoding PRU-ICSS (hardware and software) for data acquisition

Date:
June 3, 2019

Duration:
17:39
This video dives deeper into the details of the Programmable Real-Time Unit and Industrial Communications Subsystem (PRU-ICSS).
257 Results
arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki