Hint: separate multiple terms with commas

E.g., 08/10/2020

E.g., 08/10/2020

Hint: separate multiple terms with commas

E.g., 08/10/2020

E.g., 08/10/2020

Sort by:

1296 Results

Improving the Power Efficiency of High-Speed ADCs

Date:
November 1, 2014

Duration:
02:16
Thomas Neu, Applications Engineer in TI's High Speed Products Group, discusses how to improve the power efficiency of high-speed analog-to-digital controllers (

General High-Speed Trainings

This series covers general updates on Texas Instruments' high-speed signal chain portfolio.

High Speed Signal Chain University

High Speed Signal Chain University is your portal to relevant training material on High Speed Data Converters and High Speed Amplifiers including topics related to RF Sampling Converters, JESD204B SerDes standard, and RF Fundamentals.

TI Precision Labs – ADCs

High-Speed Analog-to-Digital Converter (ADC) Fundamentals

These videos cover the fundamentals of high-speed data converters, including an overview of the architectures of both ADCs and digital-to-analog converters (DACs) and other details unique to high-speed devices.

Solving bandwidth limitations with high speed converters

Date:
October 31, 2018

Duration:
13:40
Achieve wider bandwidth, lower latency and higher density with TI's high speed data converters.

OPA838 Decompensated High-Speed Amplifier Overview

Date:
August 22, 2017

Duration:
04:13
The 300-MHz gain bandwidth product, OPA838 voltage feedback amp is well-suited for use as a low-power 12 to 14-bit SAR ADC driver or transimpedance amp.
TIPL4707 Frequency planning, sampling vs Nyquist, vs harmonics, spurs, etc

Frequency and Sample Rate Planning: Understanding Sampling, Nyquist zones, Harmonics and Spurious Performance in High-Speed ADCs

Date:
October 4, 2017

Duration:
04:25
The concepts and benefits of frequency planning for high speed ADC systems are covered, including sampling rate vs. Nyquist, harmonics and spurs.
Jitter vs SNR for High Speed ADCs

The Impact of Jitter on Signal to Noise Ratio (SNR) for High-Speed Analog-to-Digital Converters (ADCs)

Date:
July 31, 2017

Duration:
08:00
Considerations of Clock jitter, the impact on SNR, how to calculate it and minimize noise degradation for High-Speed Analog-to-Digital Converters.

Processor Innovation in High Speed Data Acquisition Markets

Date:
April 20, 2015

Duration:
01:04
TI brings its system optimized solution with pre-integrated ADCs & DACs to market.
Real and Complex Modulation

High Speed Data Converter Signal Processing: Real and Complex Modulation

Date:
September 14, 2017

Duration:
15:45
This video covers phase and amplitude modulation, introduces the concepts of real and complex modulation and provides an example modulation use case.

How to use low-cost tools to speed high-speed DAC evaluation

Date:
November 4, 2014

Duration:
04:34
Learn how to more quickly evaluate high-speed digital-to-analog converters (DACs) with the High Speed Data Converter System Evaluation Kit (HSDC-SEK-10)

Synchronization of High Speed Multichannel JESD204B Compliant Clocks Part 1

Date:
July 17, 2018

Duration:
07:50
Learn about the high speed multi-channel clocking requirements and challenges.

Synchronization of High Speed Multichannel JESD204B Compliant Clocks Part 2

Date:
July 25, 2018

Duration:
09:56
Learn about the JESD204B compliant high speed multichannel synchronized clocking architecture

How to synchronize high speed multi-channel clocks?

Modern high speed end equipment's like oscilloscope, 5G wireless communication tester and RADAR requires multichannel transceiver system. The biggest challenge is to provide the high frequency, low phase noise, multiple synchronized clocks to each transceiver's data converters and local oscillator. This training will explain how to synchronize the high speed multi-channel clocks and expand for high channel count clocks requirement.

Synchronization of High Speed Multichannel JESD204B Compliant Clocks Part 3

Date:
July 25, 2018

Duration:
11:22
Learn about the high channel count clocking solution.

OPA837 Ultra-Low-Power High-Speed Amplifier Overview

Date:
August 22, 2017

Duration:
04:48
The 105-MHz, OPA837 ultra-low-power amp is well-suited for use as a low-power 12 to 16-bit SAR ADC driver and for ultra-low-power active filter designs.

LMH3401 7GHz Fully Differential High-Speed Amplifier Overview

Date:
June 27, 2017

Duration:
04:25
LMH3401 7-GHz, fully differential ultra-wide band amplifier provides a fixed gain of 16 dB and is well suited for use in DC to radio frequency applications.

Synchronizing Multiple JESD204B ADCs

Date:
June 11, 2015

Duration:
03:04
This video illustrates synchronizing two ADC12J4000 ADCs employing JESD204B interface

Understanding and Comparisons of High-Speed Analog-to-Digital (ADC) and Digital-to-Analog (DAC) Converter Architectures

Date:
August 2, 2017

Duration:
18:40
Overview of high-speed data converter architectures: pipeline, interleaved, Successive Approximation Register (SAR), DAC current source and current sink.

Delta-Sigma ADCs - Aliasing

Date:
May 4, 2017

Duration:
09:16
This video will focus on signal aliasing, a common phenomenon in sampling systems.
1296 Results
arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki