Filters in use:
Filters in use:
Filters in use:
Filters in use:
Filters in use:
Sort by:
10kW 3-Phase 3-Level SiC Grid Tie Inverter Reference Design
Duration:
6.6kW Bi-directional OBC_CLLLC Resonant DAB Converter
6.6kW Bi-directional OBC_CLLLC Resonant DAB Converter
Duration:
6.6kW Bi-directional OBC_Introduction and Overview
6.6kW Bi-directional On-Board Charger (OBC): Introduction and Overview
Duration:
A Robust Gate Driver Solution for High Power Density EV On-Board Chargers using Silicon Carbide (SiC) MOSFETs
Duration:
Advanced gate drivers for HEV/EV traction inverters
Duration:
Applications for Isolated Gate Drivers
Duration:
Compact, isolated gate driver board with protection and diagnostic needed for half-bridge SiC FETs and Si IGBT power modules
Duration:
Critical Isolated Gate Driver Specifications
Duration:
Deep dive on SiC based 10kW grid tied inverter design
Duration:
Designing 6.6kW Bidirectional HEV/EV On-Board-Charger with SiC and Embedded Technologies
Drive high power solutions with higher performing isolated gate drivers
Duration:
Dual active bridge DC:DC power stage for a level 3 (fast) EV charging station (pile)
Duration:
Gate Driver Applications and System Architecture
The first section will discuss the applications where the different kinds of gate driver will be used, and we will also identify the gate drivers location used in each typical system architecture.
Gate Driver Applications and System Architecture
Duration:
Gate Driver Design Deep Dive
Gate driver design deep dive outline:
-Parasitics in gate driver-Gate driver soft/hard switching difference-Strong gate driver and MOSFET nonlinear COSS-Common mode transient immunity(CMTI), dV/dt and di/dt through parasitics L, and C?-How to separate power ground noise by PCB layout?-Power supply for isolated gate driver in UPS, server and Telecom system-TIDA and Experimental waveforms
Gate Driver Design Deep Dive
Duration:
Gate Driver Operation with High dV/dt and di/dt
This training video discusses the strong gate driver introduced high dv/dt and di/dt during turn-on and turn-off switching transition, and also illustrate the high dv/dt and di/dt introduced noise through the parasitic capacitance/inductance on high side level-shift and junction capacitance on the bootstrap diode. Solutions with new state-of-the-art gate driver and its key features are introduced and explained.
Gate Driver Operation with High dV/dt and di/dt
Duration: