

# Basics of Analog Multiplexers – 2


Exercises

TI Precision Labs – Op Amps



1. In the circuit below, the MUX36S08 input channel is interfaced with a high input impedance source ( $1\text{M}\Omega$ ). The MUX has an on leakage current specification of  $8\text{pA}$  to  $100\text{pA}$  over  $25^\circ\text{C}$  to  $85^\circ\text{C}$  temperature range. This multiplexer is used in a 18 bit data acquisition system referenced to  $4.5\text{V}$ . It is required that offset error introduced due to MUX leakage should not exceed a 10 LSB specification. Does this multiplexer meet this condition?

**Assume  $R_{\text{source}} \gg R_{\text{on}}$**




**2. There is an option to select one of the two multiplexers (MUX1 and MUX2) for a given DAQ system. MUX1 and MUX2 have charge injection figures of 1pC and 4.7pC respectively. MUX1 has an output load capacitance of 47pF while MUX2 has a load capacitance of 100pF. Which multiplexer will have minimum voltage error due to charge injection at the output?**

# Basics of Analog Multiplexers – 2

Solution

TI Precision Labs – Op Amps

1. In the circuit below, the MUX36S08 input channel is interfaced with a high input impedance source (1MΩ). The MUX has an on leakage current specification of 8pA/100pA over 25°C to 85°C temperature range. This multiplexer is used in a 18 bit data acquisition system referenced to 4.5V. It is required that offset error introduced due to MUX leakage should not exceed a 10 LSB specification. Does this multiplexer meet this condition?



### 18-bit System Calculation

$$V_{\text{ref}} = 4.5\text{V}$$

$$V_{\text{LSB}} = \frac{4.5\text{V}}{2^{18}} = 17.16\mu\text{V}$$

$$\text{OffsetError}(V)_{25\text{C}} = I_{\text{LEAKAGE}} \cdot R_{\text{SOURCE}} = (8\text{pA}) \cdot (1\text{M}\Omega) = 8\mu\text{V}$$

$$\text{OffsetError}(\text{Bits})_{25\text{C}} = \frac{\text{OffsetError}(V)}{V_{\text{LSB}}} = \frac{8\mu\text{V}}{17.16\mu\text{V}} = 0.46 \text{ LSB}$$

$$\text{OffsetError}(V)_{85\text{C}} = I_{\text{LEAKAGE}} \cdot R_{\text{SOURCE}} = (100\text{pA}) \cdot (1\text{M}\Omega) = 100\mu\text{V}$$

$$\text{OffsetError}(\text{Bits})_{85\text{C}} = \frac{\text{OffsetError}(V)}{V_{\text{LSB}}} = \frac{100\mu\text{V}}{17.16\mu\text{V}} = 5.82 \text{ LSB}$$

**1. In below circuit MUX36S08 input channel is interfaced with high input impedance source ( $1\text{M}\Omega$ ). MUX has on leakage current specification of  $8\text{pA}/100\text{pA}$  over  $25^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  temperature range. This multiplexer is used in 18 bit data acquisition system referenced to  $4.5\text{V}$ . It is required that offset error introduced due to MUX leakage should not exceed 10 LSB specification. Does this multiplexer meet this condition?**

**Answer: From calculations shown in previous slide, we can see that the offset error introduced by the MUX36S08 across  $25^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  is 0.46 LSBs to 5.82 LSBs which is less than the system offset requirement (10 LSBs). Thus, the MUX36S08 is suitable for this application.**

2. There is an option to select one of the two multiplexers (MUX1 and MUX2) for a given DAQ system. MUX1 and MUX2 have charge injection figures of 1pC and 4.7pC respectively. MUX1 has an output load capacitance of 47pF while MUX2 has a load capacitance of 100pF. Which multiplexer will have minimum voltage error due to charge injection at the output?

**Answer:**

**Output Error due to Charge Injection is given by**

$$\text{Voltage Error} = Q_{\text{INJ}} / C_L$$

**Where  $C_L$  is output load capacitance of MUX**

2. There is an option to select one of the two multiplexers (MUX1 and MUX2) for a given DAQ system. MUX1 and MUX2 have charge injection figures of 1pC and 4.7pC respectively. MUX1 has an output load capacitance of 47pF while MUX2 has a load capacitance of 100pF. Which multiplexer will have minimum voltage error due to charge injection at the output?

**Answer:**

**Output Error due to MUX1**

$$\begin{aligned}\text{Voltage Error}_{\text{MUX1}} &= Q_{\text{INJ}_1} / C_{L1} \\ &= 1\text{pC} / 47\text{pF} \\ &= 21.27\text{ mV}\end{aligned}$$

**Output Error due to MUX2**

$$\begin{aligned}\text{Voltage Error}_{\text{MUX2}} &= Q_{\text{INJ}_2} / C_{L2} \\ &= 4.7\text{ pC} / 100\text{ pF} \\ &= 47\text{ mV}\end{aligned}$$

**Thus, MUX1 will have less error due to charge injection at the output than MUX2.**