Low-Cost PCB Design
PCB design parameters

• Defining PCB design parameters begins with understanding:
  – End product features, uses, environment, and lifetime goals
  – PCB performance, manufacturing, and yield concerns
  – IPC-2221 “Generic Standard on Printed Board Design” which defines how to “establish design principles and recommendations” for producing PCB designs across three (3) end product classifications and three (3) levels of PCB produce-ability.

• Customers must select final PCB design parameters that meet:
  – End product form, fit, and functional needs while meeting reliability targets
  – PCB routing requirements and fabrication costs: Layer count, via type and size, trace width and space, number of interface signals, controlled impedance stack-up and routing, signal and power integrity

• Key PCB parameters to define for each PCB design:
  – PCB stack-up and routing plan
  – Controlled impedance plan
  – SoC breakout scheme
  – Cost target
PCB design parameters


• Key SoC breakout scheme item:
  – BGA’s Package Ball Via [a.k.a., Solder Mask Opening (SMO)] diameter vs PCB land diameter
  – Pkg SMO to PCB Land Dia Aspect Ratio (AR) recommendation = 1:1
    • Optimal solder joint reliability over thermal cycling
    • Best robustness under mechanical stresses

![Diagram of Package Via to Board Land Area Configuration](image1)

**Figure 4. Package Via to Board Land Area Configuration**

![Diagram of Via-to-Land Ratios](image2)

**Figure 5. Effects of Via-to-Land Ratios**
BGA vs VCA package types

• Package design seeks to maximize balls for supported features while minimizing total cost of an electronic system (die, package, PCB, and components).

• Removing balls from a full Ball Grid Array (BGA) pattern creates a Via Channel Array (VCA).

• VCA packages and footprints:
  – Enable routing channels to escape innermost BGA positions.
  – Reduce number of routing layers for 100% signal breakout.
  – Minimize package outline dimensions by using smaller ball pitch.
  – Allow larger breakout via land and drill diameters:
    • Lowers PCB manufacturing costs
    • Improves PCB reliability performance
  – Improve power integrity of power and ground plane layers:
    • Lower impedance vs frequency response that minimizes transient switching noise
    • Maintain current density/carrying capacity to innermost BGA positions
J6Entry Info PCB design

• PCB design breakout scheme:
  – Pkg SMO to PCB Land diameters, aspect ratio = 0.350 / 0.300, 1:0.86
    Same BLR performance as AR = 1:1 after 1600 temp cycles
  – IPC “Class 2”
    • 16/8 Breakout Via
      – Via Pad/Land diameter = 0.457mm / 16mil
      – Via Drill diameter = 0.203mm / 8mil
    • Allows “90° Partial Via Breakout”
      – Via drill edge can extend beyond via land edge by ~1.2mil
      – Only a few drill holes affected by max PCB manufacturing tolerance build-up
  – Center Location
    • Optimally places 16mil via land within SoC footprint
    • Improves PCB power and ground routing, which improves
      power integrity Z vs F performance by 15 - 20% @ 20MHz
    • Removes Via fill process step, which reduces PCB costs by 9-18%
“16/8 Center Via Placement” breakout scheme

Advantages:
1) Reduces PCB cost 9-18% by center locating breakout via while meeting clearance rules to eliminate “Non-Conductive Via Fill” step.
2) Enables “Class2” PCBs with 90° partial via breakout.

Disadvantage:
1) A few automotive customers may not prefer 90° partial breakout.
<table>
<thead>
<tr>
<th>Items</th>
<th>Values [mm] (mil = 1/1000inch)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BGA Ball Pitch</td>
<td>0.650 (25.6)</td>
</tr>
<tr>
<td>BGA SMO to PCB Land Dia, Aspect Ratio</td>
<td>0.350/0.300 (11.8), 1:0.86</td>
</tr>
<tr>
<td>BGA Pad to Solder Mask Clearance, min</td>
<td>0.0508 (2.0)</td>
</tr>
<tr>
<td>Trace/Line Width, min</td>
<td>0.102 (4.0)</td>
</tr>
<tr>
<td>Space, Conductor to Conductor (different net), min</td>
<td>0.102 (4.0)</td>
</tr>
<tr>
<td>(Conductor = any Cu surface, i.e. Trace, Pad, Via, Plane...)</td>
<td></td>
</tr>
<tr>
<td>Space, Conductor to Via Drill Edge, min</td>
<td>0.229 (9.0)</td>
</tr>
<tr>
<td>Via, Plated Through-Hole (PTH) Drill dia, min</td>
<td>0.203 (8.0)</td>
</tr>
<tr>
<td>Via, PTH Land dia, min</td>
<td>0.406 (16.0)</td>
</tr>
<tr>
<td>Via, PTH Anti-Pad (Plane Clearance) dia, min</td>
<td>0.965 (38.0)</td>
</tr>
<tr>
<td>Via, PTH Annular Ring Width, typ</td>
<td>0.102 (4.0)</td>
</tr>
<tr>
<td>Via, PTH Hole – Hole Pitch, min</td>
<td>0.559 (22.0)</td>
</tr>
<tr>
<td>PCB Thickness, Aspect Ratio = Thickness/Via dia</td>
<td>1.58 (62.0), 7.75</td>
</tr>
<tr>
<td>(Volume PCB production desires max AR = 8:1)</td>
<td></td>
</tr>
</tbody>
</table>
J6Entry VCA Pattern (17x17, 0.65mm, 538 Ball, VCA)

Bottom-View

Ball Map Summary

Pkg Outline = 17x17mm
BGA Pitch = 0.65mm
BGA Grid (25x25) = 625
Ball Voids for VCA = 87
Total Balls = 538

Power & GND Ball Legend:
(under Die Area only):

- GND
- VDD_CORE_AVS
- VDD_DSP_AVS
- VDD_DDR_1V35
- VDDS1V8
- VDDSHVx
- VCAP_VDDRAM_xxx
- VDA_xxx
- VDDR_VREFSTL
J6Entry Info RevB: Breakout (17x17, 0.65mm, 538 Ball, VCA)

PCB Layer = Top

BGA Ball Summary

Signal Balls = 325
Power Balls = 122
Gnd Balls = 88
No Connects = 3
Total Balls = 538

Power & GND Ball/Net Legend:

- GND
- VDD_CORE_AV5
- VDD_DSP_AV5
- VDD_DDR_1V35
- VDDR_VREFSTL
- VDDS_1V8
- VIO_3V3
- VDA_xxx
- VDA_SDIO_DV
- VCAP_VDDRAM_xxx
- Signal Breakout Vias - 16/8 (Land/Drill dias [mil])
- BGA Land Pad
J6Entry VCA: Deeper breakout in less layers

PCB Layer 3
Signal #2

- VCA concentrates breakout vias to be into specific areas allowing “routing channels”.
- Routing channels provide easy access to signal balls located in deeper into the SoC footprint.
- End result is less PCB signal layers needed to breakout all signal balls vs a full BGA footprint.
“Min Via Land Size” Visual Models
## PCB Technology vs Cost Impacts

<table>
<thead>
<tr>
<th>Key Items</th>
<th>Standard PCB Tech [mm] (mil)</th>
<th>Advanced PCB Tech [mm] (mil)</th>
<th>Approximate Cost Increase #</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min Trace Width &amp; Conductor Space (Cu weight dependent)</td>
<td>0.102 (4.0)</td>
<td>0.0762 (3.0) &lt; 3mil</td>
<td>1.2x 1.5x</td>
</tr>
<tr>
<td>Max Aspect Ratio (PCB thickness / Drill dia) dependent upon Drill size, for 8mil</td>
<td>8:1</td>
<td>&gt; 8:1</td>
<td>1.2x</td>
</tr>
<tr>
<td>Min Via, Mechanical/Through-Hole Drill Dia</td>
<td>0.203 (8.0) for AR 8:1</td>
<td>0.150 (6.0) plus AR 10:1</td>
<td>1.2x (drill cost) 1.2x (AR cost)</td>
</tr>
<tr>
<td>Min, Blind Via Mechanical (may add Lam Cycle)</td>
<td>NA</td>
<td>0.150 (6.0)</td>
<td>1.5x (per Lam Cycle) 1.0 – 1.4x*</td>
</tr>
<tr>
<td>Min, Blind Via Laser Drilled μ-Vias</td>
<td>NA</td>
<td>0.102 (4.0), Cu filled μvia</td>
<td>1.0 – 1.4x*</td>
</tr>
<tr>
<td>Sequential Lamination</td>
<td>NA</td>
<td>Additional Lamination Cycles</td>
<td>1.5x (per Lam Cycle)</td>
</tr>
<tr>
<td>Via Fill, Non-Conductive (could be used with Via-In-Pad)</td>
<td>NA</td>
<td>10mil (preferred min drill)</td>
<td>1.2 – 1.4x*</td>
</tr>
<tr>
<td>Via Fill, Conductive</td>
<td>NA</td>
<td>Not Recommended</td>
<td></td>
</tr>
<tr>
<td>Embedded Capacitance</td>
<td>2mil core</td>
<td>BC2000 ™, HK-04, FaradFlex ™</td>
<td>1.3 – 1.4x*</td>
</tr>
<tr>
<td>Embedded Resistance</td>
<td>NA</td>
<td>Ohmega ply, Ticer</td>
<td>2 – 3x*</td>
</tr>
</tbody>
</table>

**NOTE:** *Dependent upon PCB size, layer count & count per panel*