


# Power supply considerations using TI MSP430 Microcontrollers

**Dietmar Walther – CMCU Quality**

# Power Supply Considerations



# Used example code

```
msp430x22x4_clks.c x
#include <msp430.h>

int main(void)
{
    int i=0;
    P2DIR |= 0x02;           // P2.1 output direction
    P2SEL |= 0x02;           // P2.1 = SMCLK

    P4OUT &= ~0x88;
    P4DIR |= 0x88;           // P4.4 and P4.7 output direction

    WDTCTL = WDTPW + WDTOLD; // Stop Watchdog Timer
    if (CALBC1_16MHZ==0xFF) // If calibration constant erased
    {
        while(1);           // do not load, trap CPU!!
    }

    P4OUT |= 0x08;
    DCOCTL = 0;              // Select lowest DCOx and MODx settings
    BCSCTL1 = CALBC1_16MHZ; // Set DCO to 16MHz
    DCOCTL = CALDCO_16MHZ;
    P4OUT &= ~0x08;

    while (1)
    {
        P4OUT |= 0x080;
        // P4.7 = 1


        P4OUT &= ~0x080; // P4.7 = 0
    }
}
```

# Implemented Supply Control Circuits!

- Brownout circuit
  - fixed voltage supervisor which controls device release at the minimum allowed voltage (safety net)
  - hysteresis implemented to operate during power up and power down

1. Brownout reset (BOR) circuit occurs when the device is powering up initializes the system
2. Also functions when no SVS is enabled and a brownout condition occurs
3. Sustains this reset until the input power is sufficient for the logic

Figure 2-2. Brownout Timing



# Used example code with delay loop

```
msp430x22x4_clks.c* ×
#include <msp430.h>

int main(void)
{
    int i=0;
    P2DIR |= 0x02;           // P2.1 output direction
    P2SEL |= 0x02;           // P2.1 = SMCLK

    P4OUT &= ~0x88;
    P4DIR |= 0x88;           // P4.4 and P4.7 output direction

    for(i=0;i<250;i++);     // for turn on with 2ms ramp up time

    WDTCTL = WDTPW + WDTHOLD; // Stop Watchdog Timer
    if (CALBC1_16MHZ==0xFF)  // If calibration constant erased
    {
        while(1);           // do not load, trap CPU!!
    }


    P4OUT |= 0x08;
    DCOCTL = 0;              // Select lowest DCOx and MODx settings
    BCSCCTL1 = CALBC1_16MHZ; // Set DCO to 16MHz
    DCOCTL = CALDCO_16MHZ;
    P4OUT &= ~0x08;

    while (1)
    {
        P4OUT |= 0x080;
        // P4.7 = 1

        P4OUT &= ~0x080;           // P4.7 = 0
    }
}
```


# Differences in MSP430 device families!

- Which clock frequency at which voltage?
  1. For F1xx, F2xx and F4xx the supply voltage has to be reached sufficient level before increase operating frequency!



# Differences in MSP430 device families!

- Which clock frequency at which voltage?
  1. For F1xx, F2xx and F4xx the supply voltage has to be reached sufficient level before increase operating frequency!
  2. For F5xx/F6xx the sub regulated onboard LDO voltage level has to be considered in addition.



# Differences in MSP430 device families!

- Which clock frequency at which voltage?
  1. For F1xx, F2xx and F4xx the supply voltage has to be reached sufficient level before increase operating frequency!
  2. For F5xx/F6xx the sub regulated onboard LDO voltage level has to be considered in addition.
  3. For FRxx device family the supply vs. frequency dependencies are much more relaxed due to improved design.

5.3 Recommended Operating Conditions		MIN	NOM	MAX	LIMIT
V <sub>CC</sub>	Supply voltage range applied at all DVCC and AVCC pins <sup>(1) (2) (3)</sup>	1.8 <sup>(4)</sup>		3.6	V
V <sub>SS</sub>	Supply voltage applied at all DVSS and AVSS pins		0		V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C
T <sub>J</sub>	Operating junction temperature	-40		85	°C
C <sub>DVCC</sub>	Capacitor value at DVCC <sup>(5)</sup>	1 <sub>-20%</sub>			µF
f <sub>SYSTEM</sub>	Processor frequency (maximum MCLK frequency) <sup>(6)</sup>		0	8 <sup>(7)</sup>	MHz
	No FRAM wait states (NWAITSx = 0) With FRAM wait states (NWAITSx = 1) <sup>(8)</sup>		0	16 <sup>(9)</sup>	
f <sub>ACLK</sub>	Maximum ACLK frequency			50	kHz
f <sub>SMCLK</sub>	Maximum SMCLK frequency			16 <sup>(9)</sup>	MHz




# Wrap Up

1. Check out device specific datasheet and users guide for dedicated operating conditions and implemented supply voltage control features!
2. Consider possible supply variation scenarios on application level meeting supply voltage control circuit specifications like
  - Voltage thresholds
  - Hysteresis voltage
  - Voltage slew rates for power up & down

3. Keep in mind!

**It is essential to consider the recommended operating conditions during whole operation window**



# Backup

**Dietmar Walther – CMCU Quality**

# Implemented Supply Control Circuits!

- Brownout circuit  
→ fixed voltage supervisor which controls device release at the minimum allowed voltage (safety net)
- Supply Voltage Supervisors  
→ mostly configurable supervisors to react on supply changes aligned to application use case
- User configurable supply supervision using integrated ADC modules  
→ user definable and configurable supply voltage control

## 5.21 PMM, Brownout Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{(DVCC\_BOR\_IT-)}$	BOR <sub>H</sub> on voltage, DV <sub>CC</sub> falling level	dDV <sub>CC</sub> /dt  < 3 V/s			1.45	V
$V_{(DVCC\_BOR\_IT+)}$	BOR <sub>H</sub> off voltage, DV <sub>CC</sub> rising level	dDV <sub>CC</sub> /dt  < 3 V/s	0.80	1.30	1.50	V
$V_{(DVCC\_BOR\_hys)}$	BOR <sub>H</sub> hysteresis		50		250	mV
$t_{RESET}$	Pulse duration required at RST/NMI pin to accept a reset		2			µs

## 5.23 PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{(SVSH)}$	SVS current consumption	SVSHE = 0, DV <sub>CC</sub> = 3.6 V		0		nA
		SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 0		200		nA
		SVSHE = 1, DV <sub>CC</sub> = 3.6 V, SVSHFP = 1		2.0		µA
$V_{(SVSH\_IT-)}$	SVS <sub>H</sub> on voltage level <sup>(1)</sup>	SVSHE = 1, SVSHRVL = 0	1.59	1.64	1.69	V
		SVSHE = 1, SVSHRVL = 1	1.79	1.84	1.91	
		SVSHE = 1, SVSHRVL = 2	1.98	2.04	2.11	
		SVSHE = 1, SVSHRVL = 3	2.10	2.16	2.23	
		SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.81	
$V_{(SVSH\_IT+)}$	SVS <sub>H</sub> off voltage level <sup>(1)</sup>	SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.01	V
		SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.21	
		SVSHE = 1, SVSMHRRL = 3	2.20	2.26	2.33	
		SVSHE = 1, SVSMHRRL = 4	2.32	2.40	2.48	
		SVSHE = 1, SVSMHRRL = 5	2.56	2.70	2.84	
		SVSHE = 1, SVSMHRRL = 6	2.85	3.00	3.15	
		SVSHE = 1, SVSMHRRL = 7	2.85	3.00	3.15	
		SVSHE = 1, dV <sub>DVCC</sub> /dt = 10 mV/µs, SVSHFP = 1		2.5		
$t_{pd(SVSH)}$	SVS <sub>H</sub> propagation delay	SVSHE = 1, dV <sub>DVCC</sub> /dt = 1 mV/µs, SVSHFP = 0		20		µs
		SVSHE = 0→1, SVSHFP = 1		12.5		µs
$t_{(SVSH)}$	SVS <sub>H</sub> on or off delay time	SVSHE = 0→1, SVSHFP = 0		100		µs
		SVSHE = 0→1, SVSHFP = 1		100		µs
$dV_{DVCC}/dt$	DV <sub>CC</sub> rise time		0		1000	V/s