

Clock Jitter Quiz

TI Precision Labs – Noise in Clock and Timing Systems

Prepared by Dinesh Jain

Short quiz

1. True or false: Random jitter is unbounded.
2. True or false: Clock jitter is a long-term fluctuation of clock edges.
3. True or false: For un-correlated noise source, peak-peak jitter is added linearly.
4. True or false: An eye diagram can be used to observe clock jitter
5. True or false: SNR of an ADC can be limited by clock jitter

Short quiz

1. True or false: Random jitter is unbounded.
2. True or false: Clock jitter is a long-term fluctuation of clock edges.
3. True or false: For un-correlated noise source, peak-peak jitter is added linearly.
4. True or false: An eye diagram can be used to observe clock jitter
5. True or false: SNR of an ADC can be limited by clock jitter

Short quiz

1. True or false: Random jitter is unbounded.
2. True or false: Clock jitter is a long-term fluctuation of clock edges.
3. True or false: For un-correlated noise source, peak-peak jitter is added linearly.
4. True or false: An eye diagram can be used to observe clock jitter
5. True or false: SNR of an ADC can be limited by clock jitter

Short quiz

1. True or false: Random jitter is unbounded.
2. True or false: Clock jitter is a long-term fluctuation of clock edges.
3. True or false: For un-correlated noise source, peak-peak jitter is added linearly.
4. True or false: An eye diagram can be used to observe clock jitter
5. True or false: SNR of an ADC can be limited by clock jitter

Short quiz

1. True or false: Random jitter is unbounded.
2. True or false: Clock jitter is a long-term fluctuation of clock edges.
3. True or false: For un-correlated noise source, peak-peak jitter is added linearly.
4. True or false: An eye diagram can be used to observe clock jitter
5. True or false: SNR of an ADC can be limited by clock jitter

Short quiz

1. True or false: Random jitter is unbounded.
2. True or false: Clock jitter is a long-term fluctuation of clock edges.
3. True or false: For un-correlated noise source, peak-peak jitter is added linearly.
4. True or false: An eye diagram can be used to observe clock jitter
5. True or false: SNR of an ADC can be limited by clock jitter

To find more clocks and timing technical resources and search products, visit [ti.com/clocks](https://www.ti.com/clocks)