


# Schematic Design Guide for 100BASE-TX Ethernet PHYs

TI Precision Labs - Ethernet


Prepared and presented by Cecilia Reyes

# Introduction and typical block diagram







# Schematic requirements – where to focus



# Schematic requirements – PHY



# Schematic requirements



## Clock


Important specs to consider:

- frequency tolerance
- stability
- load capacitance


MAC requirements for clock speeds:

- MII mode: 25MHz input
- RMI Master mode: 25MHz input
- RMI Slave Mode: 50MHz input

# Schematic requirements – MDI



# Schematic requirements




## Media Access Control (MAC) Interface

Two interfaces:

- MII (media-independent interface)
- RMII (reduced media-independent interface)

PHY to MAC typically directly connected

# Schematic requirements




Mode <sup>(1)</sup>	SUGGESTED RESISTORS	
	R <sub>HI</sub> (kΩ)	R <sub>LO</sub> (kΩ)
<b>INTERNAL 10-kΩ PULLDOWN (PD) PINS</b>		
0-DEFAULT	OPEN	OPEN
1	2.49	OPEN
<b>INTERNAL 10-kΩ PULLUP (PU) PINS</b>		
0	OPEN	2.49
1-DEFAULT	OPEN	OPEN


## Straps

- Internal pull up or pull down resistors depending on the pin on the PHY
- PU or PD resistors are used to change strap mode
- Polarity of LED will change automatically depending on strap mode

Pull-Down



Pull-Up





**To find more Ethernet technical resources and search products, visit [ti.com/ethernet](https://www.ti.com/ethernet)**