8.3 Building the SAR ADC Model
Description
April 14, 2017
This video walks through the process of creating a TINA Spice Model for a SAR ADC by using datasheet specifications.
MENU
Menu
Email
1Digital Communications Basics (6)
Overview of SPI, I2C, and Parallel communications.
2Introduction to analog-to-digital converters (ADCs) (2)
These videos describe the key specifications listed in an analog-to-digital converter datasheet.
3SAR & Delta-Sigma: Understanding the Difference (4)
This series covers an explanation of the SAR and Delta Sigma topology.
4Analog-to-digital converter (ADC) drive topologies (5)
These videos describe the different types front-end topologies that can be used to drive the input signal of an ADC.
11:46
5Error sources (3)
These videos describe how to calculate the error and noise of analog-to-digital converters (ADCs).
6ADC noise (12)
This covers analysis, simulation, and measurement of ADC noise for delta sigma and SAR devices.
7AC specifications (5)
These videos describe how to analyze analog-to-digital converter (ADC) performance specifications that are measured using AC input signals.
8Successive-approximation-register (SAR) analog-to-digital converter (ADC) input driver design (8)
These videos describe how to design the input driver circuitry for a SAR ADC.
9Driving the reference input on a SAR ADC (6)
This section covers SAR voltage reference specifications, reference behavior and methods for driving the reference input that minimizes error.
10Low-power SAR ADC system design (2)
These videos describe how to design a low-power data acquisition system using a successive approximation register (SAR) analog-to-digital converter (ADC).
11Electrical overstress on data converters (7)
This series covers methods for protecting a system with an ADC with external components and how to minimize the impact of protection components on performance.
16:00
12High-speed analog-to-digital converter (ADC) fundamentals (7)
These videos cover the fundamentals of high-speed data converters, including an overview of the architectures of both ADCs and DACs.
14:32
18:41
04:25
