Email

1.8 Understanding Clock Jitter Impact to ADC SNR

Watch the next video in the series:

Details

Date: July 21, 2015

This video discusses the sampling clock phase noise performance and how its performance over frequency offset impacts the GSPS ADC SNR performance.

Additional information

Check out TI Design: TIDA-00479