1.4 Understanding Clock Jitter Impact to ADC SNR
Description
July 21, 2015
This video discusses the sampling clock phase noise performance and how its performance over frequency offset impacts the GSPS ADC SNR performance.
Additional information
Check out TI Design: TIDA-00479
This course is also a part of the following series
Date: July 21, 2015
