Designing a low EMI power supply

電子郵件

2.2 Optimizing pinout and pin placement to mitigate EMI in your power supply design

描述

2021年 3月 3日

Package features, pinout and pin placement all have huge roles in mitigating EMI. See how minor adjustments with each can impact your power supply's EMI performance, including a real example of how symmetrical layout can improve CISPR 25 Class 5 test results at high and low frequencies.

其他資訊

arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki