注意:各項之間請以逗號分隔

例如 , 07/24/2021

例如 , 07/24/2021

注意:各項之間請以逗號分隔

例如 , 07/24/2021

例如 , 07/24/2021

排序方式:

103 結果

Introduction to the RF Sampling Architecture

日期:
2015年 6月 29日

時間長度:
03:21
Introduction to the RF sampling architecture in contrast to traditional direct conversion architectures typically used in existing transceivers.

Why RF Sampling

日期:
2015年 6月 29日

時間長度:
03:15
This video specifically addresses the benefits and advantages RF sampling provides that was limited or not possible with existing technology.

RF Sampling: Managing Data Rates

日期:
2015年 6月 29日

時間長度:
03:40
RF Sampling requires fast sampling rates, but the input data rates usually cannot keep pace.  The techniques to mitigate those limitations are addressed.

Selecting a JESD204B Subclass

日期:
2015年 7月 15日

時間長度:
05:14
This video discusses the three subclass modes in the JESD204B standard.  The pros and cons of operating in each subclass is discussed.

Understanding Clock Jitter Impact to ADC SNR

日期:
2015年 7月 21日

時間長度:
02:57
This video discusses the sampling clock phase noise performance and how its performance over frequency offset impacts the GSPS ADC SNR performance.

ADC32RF45: 1-GHz Bandwidth RF Sampling Solution

日期:
2016年 5月 15日

時間長度:
05:04
The ADC32RF45 is a dual channel, 14-bit, 3-GSPS ADC. This video shows how the ADC32RF45 supports 1-GHz signal bandwidths and beyond for next generation systems.
SEPIC Mode Converters for Automotive LCD Displays Technical Overview

SEPIC Mode Converters for Automotive LCD Displays - Technical Overview

日期:
2016年 9月 22日

時間長度:
20:26
Learn the basics of a DC/DC SEPIC converter, its advantages compared to other DC/DC topologies, and how a SEPIC can help you in your Automotive display design.

Get Your Clocks in Sync: Hardware Setup

日期:
2017年 8月 14日

時間長度:
02:31
This video demonstrates DEV_CLK skew between two clock outputs of the clocking reference design and the analog channel to channel skew between 2 ADC12DJ3200EVMs

Get Your Clocks in Sync: Software Setup

日期:
2017年 8月 7日

時間長度:
04:20
This video demonstrates the software setup of the Multi-Channel JESD204B 15 GHz Clocking Reference Design for DSO, Radar and 5G Wireless Testers

Get Your Clocks in Sync for JESD204B Data Converters

日期:
2017年 9月 6日

時間長度:
19:17
This video will explore a reference design that shows how to synchronize multiple high-speed JESD204B data converters.

How to Select Display SerDes for HMI Systems

日期:
2018年 5月 8日

時間長度:
04:19
How to select proper serializer and deserializer for the signal transmission in the relevant applications of human-machine interface (HMI).

Synchronization of High Speed Multichannel JESD204B Compliant Clocks Part 1

日期:
2018年 7月 17日

時間長度:
07:50
Learn about the high speed multi-channel clocking requirements and challenges.

Synchronization of High Speed Multichannel JESD204B Compliant Clocks Part 3

日期:
2018年 7月 25日

時間長度:
11:22
Learn about the high channel count clocking solution.

Demonstrating RGB to OLDI/LVDS Display Bridge Reference Design for Sitara™ Processors

日期:
2018年 8月 3日

時間長度:
01:51
This video provides an overview of the OLDI/LVDS display bridge reference design (TIDA-010013) for Sitara processors.

How to find radiation and reliability reports on TI.com?

日期:
2018年 11月 9日

時間長度:
04:59
Not sure where to start to make effective design decisions for your next high reliability project? Start here.

How to find space and harsh environment products on TI.com?

日期:
2018年 11月 9日

時間長度:
01:45
View a step-by-step process to find products for space and harsh environments on TI.com.
DLP Labs, DLP training, DLP Technology, dlp auto, solar load, augmented reality head up display, ar hud

The importance of solar load modeling in augmented reality head-up displays

日期:
2018年 12月 5日

時間長度:
08:08
This video will provide an overview of the importance of solar load modeling in augmented reality head-up displays
Time of Flight & LIDAR (ToF) - Optical Front End Reference Design

Time of Flight & LIDAR - Optical Front End Reference Design

日期:
2018年 12月 13日

時間長度:
04:46
Reference design overview that showcases TI high speed amplifiers, comparators, and time-to-digital converters in a optical time of flight (ToF) system.

Top tools to help combat tough system-level challenges

日期:
2019年 1月 31日

時間長度:
23:22
Learn how to leverage block diagrams, reference designs and product recommendations to jump start your next project.

Space Series III: Implementing high current applications using POL devices

日期:
2019年 2月 20日

時間長度:
37:38
How to parallel POL LDOs and DC-DC converters to help meet high current requirements.
103 結果
arrow-topclosedeletedownloadmenusearchsortingArrowszoom-inzoom-out arrow-downarrow-uparrowCircle-leftarrowCircle-rightblockDiagramcalculatorcalendarchatBubble-doublechatBubble-personchatBubble-singlecheckmark-circlechevron-downchevron-leftchevron-rightchevron-upchipclipboardclose-circlecrossReferencedashdocument-genericdocument-pdfAcrobatdocument-webevaluationModuleglobehistoryClockinfo-circlelistlockmailmyTIonlineDataSheetpersonphonequestion-circlereferenceDesignshoppingCartstartoolsvideoswarningwiki